

Figures

Figure 3-1 Signed Integer, Unsigned Integer, and Tagged Formats	18
Figure 3-2 Floating-Point Formats	19
Figure 4-1 Three Overlapping Windows and the 8 Global Registers	26
Figure 4-2 The Windowed <i>r</i> Registers	27
Figure 4-3 PSR Fields	28
Figure 4-4 Integer Condition Codes (<i>icc</i>) Fields of the PSR	28
Figure 4-5 WIM Fields	30
Figure 4-6 TBR Fields	31
Figure 4-7 The <i>f</i> Registers	33
Figure 4-8 FSR Fields	34
Figure 4-9 Trap Enable Mask (<i>TEM</i>) Fields of FSR	39
Figure 4-10 Accrued Exception Bits (<i>aexc</i>) Fields of FSR	39
Figure 4-11 Current Exception Bits (<i>cexc</i>) Fields of FSR	39
Figure 5-1 Summary of Instruction Formats	44
Figure 5-2 Addressing Conventions	48
Figure 6-1 Model of Memory	62
Figure 6-2 Model of a Processor	63
Figure 6-3 Total Store Ordering Model of Memory	64
Figure 6-4 Partial Store Ordering Model of Memory	65
Figure 6-5 Operation of a FLUSH Instruction, by Processor 1	67
Figure D-1 SPARC Register Set, as Seen by a User-Mode Procedure	193

Figure D-2 The User Stack Frame	195
Figure H-1 Block Diagram of System with MMU	242
Figure H-2 Composition of a Physical Address	242
Figure H-3 Reference MMU three-level mapping	243
Figure H-4 Composition of a Virtual Address	243
Figure H-5 Block Diagram of Reference MMU	245
Figure H-6 Reference MMU Context Table	246
Figure H-7 Composition of a Page Table Descriptor	247
Figure H-8 Composition of a Page Table Entry	247
Figure H-9 Flush/Probe Address, in Alternate Space	249
Figure H-10 Reference MMU Control Register	253
Figure H-11 Reference MMU Context Table Pointer Register	254
Figure H-12 Reference MMU Context Register	255
Figure H-13 Reference MMU Fault Status Register	256
Figure H-14 Reference MMU Fault Address Register	258
Figure J-1 Portability relations between PSO, TSO, and Strong Consistency	270
Figure J-2 Lock and Unlock using LDSTUB	271
Figure J-3 Lock and Unlock using SWAP	272
Figure J-4 Data Structure for Producer and Consumer code	272
Figure J-5 Producer and Consumer code	273
Figure J-6 Process or Thread Switch Sequence	274
Figure J-7 Simplified Dekker's Algorithm	275
Figure J-8 Non-Cooperative Code Patching	276
Figure J-9 Cooperative Code Patching	277
Figure J-10 Fetch and Add using LDSTUB and SWAP	278
Figure J-11 Barrier Synchronization using LDSTUB and SWAP	279
Figure K-1 Total Store Ordering Model of Memory	284
Figure K-2 Partial Store Ordering Model of Memory	286
Figure K-3 Operation of the FLUSH Instruction	288