

---

# Tables

Table 3-1 Arrangement of Doublewords and Quadwords in Memory & Registers .....	20
Table 3-2 Signed Integer, Unsigned Integer, and Tagged Format Ranges .....	20
Table 3-3 Floating-Point Singleword Format Definition .....	21
Table 3-4 Floating-Point Doubleword Format Definition .....	21
Table 3-5 Floating-Point Quadword Format Definition .....	21
Table 4-1 Window Addressing .....	24
Table 4-2 Floating-Point Doubles and Quads in <i>f</i> Registers .....	34
Table 4-3 Rounding Direction (RD) Field of FSR .....	35
Table 4-4 Floating-point Trap Type ( <i>ftt</i> ) Field of FSR .....	36
Table 4-5 Floating-point Condition Codes ( <i>fcc</i> ) Field of FSR .....	38
Table 5-1 <i>op</i> Encoding (All Formats) .....	44
Table 5-2 <i>op2</i> Encoding (Format 2) .....	45
Table 5-3 Address Space Identifiers .....	49
Table 5-4 CTI Categories .....	51
Table 5-5 Delayed Control Transfer .....	52
Table 5-6 Conditions for Execution of Delay Instruction .....	52
Table 5-7 Untaken Branch with a = 1 .....	53
Table 5-8 Untaken Branch with a = 0 .....	53
Table 5-9 Example Loop Code .....	54
Table 5-10 If-Then-Else Optimization .....	54
Table 5-11 Example DCTI Couple Code .....	55

Table 5-12 Order of Execution by Address for DCTI Couples .....	56
Table 5-13 Abbreviations used in Previous Table .....	56
Table 7-1 Exception and Interrupt Request Priority and tt Values .....	76
Table A-1 Mapping of Synthetic Instructions to SPARC Instructions .....	85
Table B-1 Instruction Set .....	88
Table B-2 Floating-point Condition Codes ( <i>fcc</i> ) .....	148
Table F-1 op[1:0] .....	227
Table F-2 op2[2:0] (op=0, empty columns eliminated) .....	227
Table F-3 op3[5:0] (op=2) .....	228
Table F-4 op3[5:0] (op=3) .....	229
Table F-5 opf[8:0] (op=2, op3=0x34=FPop1, empty rows eliminated) .....	230
Table F-6 opf[8:0] (op=2, op3=0x35=FPop2, empty rows eliminated) .....	231
Table F-7 cond[3:0] .....	231
Table G-1 Quad-Precision Instruction - ABI routine Correspondence .....	238
Table H-1 Size of Region Mapped by MMU, by Page Table Level .....	249
Table H-2 Page Table Entry Flush Match Criteria .....	251
Table H-3 Page Table Descriptor Flush Match Criteria .....	251
Table H-4 Return Value from Reference MMU Probe .....	252
Table H-5 Reference MMU Internal Register Virtual Addresses .....	253
Table H-6 Reference MMU Diagnostic Register Address Decoding .....	255
Table H-7 Reference MMU Diagnostic Register Selection .....	255
Table H-8 Reference MMU Fault Priorities .....	258
Table I-1 Suggested ASI Assignments .....	263
Table I-2 Flush Compare Criteria for ASI's 0x10 - 0x14 and 0x18 - 0x1C .....	266
Table L-1 PSR <i>impl</i> and <i>vers</i> Assignments to Processors .....	290

Table L-2 PSR <i>impl</i> Assignments to SPARC Licensees .....	290
Table L-3 FSR <i>ver</i> Assignments .....	291
Table L-4 Instructions Unimplemented in SPARC IUs .....	292
Table L-5 Instructions Unimplemented in SPARC FPUs .....	292
Table L-6 Integer Instruction Timings for Fujitsu0 Implementation .....	295
Table L-7 Integer Instruction Timings for Cypress0 and Cypress1 Implementations .....	295
Table L-8 Integer Instruction Timings for BIT0 Implementation .....	295
Table L-9 Integer Instruction Timings for Matsushita0 Implementation .....	296